VHDL Digital 4:2 ENCODER Logic Program

VHDL program for “4:2 Encoder” behavioral design in Xilinx integrated software environment-

-------------------------------------------------------------------------------

-- Company:Techno Global - Balurghat

-- Engineer:Mr. Jitaditya Mondal

-- Create Date: 12:13:00 03/30/12

-- Design Name: 4:2 Encoder Design    

-- Module Name: ENC1 - Behavioral

-- Project Name:VHDL Program for " 4:2 Encoder Design" in XILINX Integrated Software Environment

-- Target Device:XC2S15

-- Tool versions:XST(VHDL/Verilog)

-- Revision 0.01 - File Created

-- Additional Comments:

--------------------------------------------------------------------------------

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_ARITH.ALL;

use IEEE.STD_LOGIC_UNSIGNED.ALL;

--------------------------------------------------------------------------------

---- Uncomment the following library declaration if instantiating

---- any Xilinx primitives in this code.

--library UNISIM;

--use UNISIM.VComponents.all;

--------------------------------------------------------------------------------

entity ENC1 is

    Port ( W : in std_logic;

           X : in std_logic;

           Y : in std_logic;

           Z : in std_logic;

           OUT0 : out std_logic;

           OUT1 : out std_logic);

end ENC1;

architecture Behavioral of ENC1 is

begin

            process(W,X,Y,X)

            begin

                        OUT0 <= X OR Z;

                        OUT1 <= Y OR Z;

            end process;

end Behavioral;